Difference between revisions of "Programmable Logic Lessons"

From Hackerspace.gr
Jump to: navigation, search
 
(5 intermediate revisions by the same user not shown)
Line 30: Line 30:
 
** We'll do some hands on basic stuff on our h/w !
 
** We'll do some hands on basic stuff on our h/w !
  
==== [[PLD_Workshop_11_06_2013|More complicated structures (slides on github)]] ====
+
==== [[PLD_Workshop_11_06_2013|More complicated structures (click for slides)]] ====
 
* More digital design stuff
 
* More digital design stuff
 
** Clocked vs clockless/asynchronous design
 
** Clocked vs clockless/asynchronous design
Line 37: Line 37:
 
** We'll Implement something relevant to avoid too much boring theory
 
** We'll Implement something relevant to avoid too much boring theory
  
==== [[PLD_Workshop_18_06_2013|Computer architecture (slides coming  tomorrow!)]] ====
+
==== [[PLD_Workshop_18_06_2013|Computer architecture (click for slides)]] ====
 
* Introduction
 
* Introduction
 
* Implement a very basic cpu
 
* Implement a very basic cpu
 
* think together something more complicated for later on
 
* think together something more complicated for later on
  
==== [[PLD_Workshop_25_06_2013|Computer architecture, part 2 (slides coming tomorrow)]] ====
+
==== [[PLD_Workshop_25_06_2013|Computer architecture, part 2 (click for slides)]] ====
 
* talk about ISAs
 
* talk about ISAs
 
* More work on the design we have
 
* More work on the design we have
 
* play a bit with porting to verilog ?
 
* play a bit with porting to verilog ?
  
==== Computer architecture, part 3 ====
+
==== [[PLD_Workshop_02_07_2013|Computer architecture, part 3 (just workshop, no slides)]] ====
* Implement the design in verilog
+
* Brainstorming on exactly what we'll implement
* Explore perfomance/cost/etc
+
* Perhaps port the design to verilog ?
** Let's make something fun with it -- perhaps a tiny brix clone or smth ?
+
* Look at the assembler and all :)
* General info about more complex cpu designs (closer to the curren generation of cpus) and about gpu/stream processing
+
* General talk about sharing/working with open source hardware
+
** http://opencores.org/, etc
+
 
+
 
+
 
+
  
 
=== Hardware ===
 
=== Hardware ===
Line 88: Line 82:
  
 
[[Category:Seminars]]
 
[[Category:Seminars]]
 +
[[Category:Projects]]

Latest revision as of 00:15, 13 June 2018

Description

Basic introduction into fpgas (and digital logic). This will have a lot of new stuff if you are a total begginer, you'll have to study abit to keep up :)

The plan is to have 3 introductory sessions, and then get into more hands on things. Hopefully we'll have our own (tiny and minimal) working cpu by the end of this !

The schedule will be adapted as we go on -- this is a rough plan

Prerequisite knowledge and skills

  • Basic understanding of programming
  • Basic knowledge of git (http://githowto.com/ can help you, we'll use git for examples and collaborating)
  • Github account (We'll host our stuff there)
  • A laptop (We do have some some spare computers in hackerspace, but you'll need to work on your own at home)

Doodle pool for date selection

http://www.doodle.com/yp99tnvzvq7ygwmy#table -> Begining Tuesday, May 28, 2013 7:00 PM - 9:00 PM, and generally Tuesdays 7 - 9


Schedule

Digital electronics recap (click for slides)

  • Welcome to hackerspace.gr !
  • Fast recap of digital electronics basics
  • Workshop page includes slides and useful links :)

Tooling, VHDL/Verilog basics (click for slides)

More complicated structures (click for slides)

  • More digital design stuff
    • Clocked vs clockless/asynchronous design
    • Clock domains, etc
    • Buffers, fifo, pipelines, etc
    • We'll Implement something relevant to avoid too much boring theory

Computer architecture (click for slides)

  • Introduction
  • Implement a very basic cpu
  • think together something more complicated for later on

Computer architecture, part 2 (click for slides)

  • talk about ISAs
  • More work on the design we have
  • play a bit with porting to verilog ?

Computer architecture, part 3 (just workshop, no slides)

  • Brainstorming on exactly what we'll implement
  • Perhaps port the design to verilog ?
  • Look at the assembler and all :)

Hardware

Papilio One - 500K - https://www.sparkfun.com/products/11158

  • Xilinx Spartan 3E/500K gates

Atlys - Spartan6 - http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,836&Prod=ATLYS&CFID=1733993&CFTOKEN=46850973

  • has cute hdmi output

Slides

https://github.com/pld-lessons/slides


Related material



Useful Links



Contact

Μέσω της λίστας γενική συζήτησης βάζοντας το label [PLD-Lessons] στην αρχή του subject.