https://www.hackerspace.gr/wiki/index.php?title=PLD_Workshop_2013/10/23&feed=atom&action=history
PLD Workshop 2013/10/23 - Revision history
2024-03-28T23:33:05Z
Revision history for this page on the wiki
MediaWiki 1.23.13
//www.hackerspace.gr/wiki/index.php?title=PLD_Workshop_2013/10/23&diff=38952&oldid=prev
Skmp at 21:40, 23 October 2013
2013-10-23T21:40:38Z
<p></p>
<table class='diff diff-contentalign-left'>
<col class='diff-marker' />
<col class='diff-content' />
<col class='diff-marker' />
<col class='diff-content' />
<tr style='vertical-align: top;'>
<td colspan='2' style="background-color: white; color:black; text-align: center;">← Older revision</td>
<td colspan='2' style="background-color: white; color:black; text-align: center;">Revision as of 21:40, 23 October 2013</td>
</tr><tr><td colspan="2" class="diff-lineno">Line 20:</td>
<td colspan="2" class="diff-lineno">Line 20:</td></tr>
<tr><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"></td><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"></td></tr>
<tr><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"><div>''verilog WIP @ [https://github.com/pld-lessons/simple_soc/tree/master/src/fpga/verilog_core github]''</div></td><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"><div>''verilog WIP @ [https://github.com/pld-lessons/simple_soc/tree/master/src/fpga/verilog_core github]''</div></td></tr>
<tr><td colspan="2"> </td><td class='diff-marker'>+</td><td style="color:black; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;"></ins></div></td></tr>
<tr><td colspan="2"> </td><td class='diff-marker'>+</td><td style="color:black; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">==== aftermath ====</ins></div></td></tr>
<tr><td colspan="2"> </td><td class='diff-marker'>+</td><td style="color:black; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">* Fixed vga output, centered, with colored border</ins></div></td></tr>
<tr><td colspan="2"> </td><td class='diff-marker'>+</td><td style="color:black; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">* Debugged the vram contents & vga out on the simulator, everything seems fine</ins></div></td></tr>
<tr><td colspan="2"> </td><td class='diff-marker'>+</td><td style="color:black; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #a3d3ff; vertical-align: top; white-space: pre-wrap;"><div><ins style="font-weight: bold; text-decoration: none;">* Actuall hardware still glitched</ins></div></td></tr>
<tr><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"></td><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"></td></tr>
<tr><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"><div>==== ideas for the workshop ====</div></td><td class='diff-marker'> </td><td style="background-color: #f9f9f9; color: #333333; font-size: 88%; border-style: solid; border-width: 1px 1px 1px 4px; border-radius: 0.33em; border-color: #e6e6e6; vertical-align: top; white-space: pre-wrap;"><div>==== ideas for the workshop ====</div></td></tr>
</table>
Skmp
//www.hackerspace.gr/wiki/index.php?title=PLD_Workshop_2013/10/23&diff=38558&oldid=prev
Skmp: Created page with "{{Event |logo=Simple_soc_logo.jpg |what=PLD/FPGA Workshop 2.6 |tagline=We love glitches |eventowner=User:Skmp |who=Hackerspace.gr |url=Hackerspace.gr |from=2013/10/23 19:30:00 |t..."
2013-10-16T22:34:01Z
<p>Created page with "{{Event |logo=Simple_soc_logo.jpg |what=PLD/FPGA Workshop 2.6 |tagline=We love glitches |eventowner=User:Skmp |who=Hackerspace.gr |url=Hackerspace.gr |from=2013/10/23 19:30:00 |t..."</p>
<p><b>New page</b></p><div>{{Event<br />
|logo=Simple_soc_logo.jpg<br />
|what=PLD/FPGA Workshop 2.6<br />
|tagline=We love glitches<br />
|eventowner=User:Skmp<br />
|who=Hackerspace.gr<br />
|url=Hackerspace.gr<br />
|from=2013/10/23 19:30:00<br />
|till=2013/10/23 21:30:00<br />
|where=Hackerspace.gr<br />
|city=Athens<br />
|location=38.0169432216, 23.7312699905<br />
|country=Greece<br />
}}<br />
<br />
<br />
==== Stuff for review ====<br />
<br />
''sdlcore @ [https://github.com/pld-lessons/simple_soc/blob/master/src/sdlcore/core.cpp github]''<br />
<br />
''verilog WIP @ [https://github.com/pld-lessons/simple_soc/tree/master/src/fpga/verilog_core github]''<br />
<br />
==== ideas for the workshop ====<br />
* Fix core/vram/vga to get some real video output!<br />
* See if we can fit the vram by resizing things?<br />
<br />
Also checkout [[Simple_SoC|The main project page]]</div>
Skmp