PLD/FPGA Workshop 2.2

Revision as of 14:37, 27 September 2013 by Skmp (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
Simple soc logo.jpg

[ external link]
Starts Organizer
Wed 25 Sep 2013 19:30
Ends Event Owner
Wed 25 Sep 2013 21:00 User:Skmp

Verilog at last

Stuff for review

ISA/SoC, C# WIP project @ github/simple_soc

sdlcore WIP @ github

Plans for the workshop

  • Overall design of the verilog implementation
    • And write some code for it
  • Perhaps extend the spec with vsync wait ? (already implemented in sdlcore)
  • also, new timeslot cus i'm tired of always being late [skmp]


  • Vsync wait now implemented
  • Fist hands-on hacking with verilog

Also checkout The main project page