Difference between revisions of "PLD Workshop 2013/09/25"
From Hackerspace.gr
(Created page with "{{Event |logo=Simple_soc_logo.jpg |what=PLD/FPGA Workshop 2.1 |tagline=Let there be code |eventowner=User:Skmp |who=Hackerspace.gr |url=Hackerspace.gr |from=2013/09/25 19:30:00 |...") |
|||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{Event | {{Event | ||
|logo=Simple_soc_logo.jpg | |logo=Simple_soc_logo.jpg | ||
| − | |what=PLD/FPGA Workshop 2. | + | |what=PLD/FPGA Workshop 2.2 |
| − | |tagline= | + | |tagline=Verilog at last |
|eventowner=User:Skmp | |eventowner=User:Skmp | ||
|who=Hackerspace.gr | |who=Hackerspace.gr | ||
| Line 18: | Line 18: | ||
''ISA/SoC, C# WIP project @ [https://github.com/pld-lessons/simple_soc github/simple_soc]'' | ''ISA/SoC, C# WIP project @ [https://github.com/pld-lessons/simple_soc github/simple_soc]'' | ||
| + | |||
''sdlcore WIP @ [https://github.com/pld-lessons/simple_soc/blob/master/src/sdlcore/core.cpp github]'' | ''sdlcore WIP @ [https://github.com/pld-lessons/simple_soc/blob/master/src/sdlcore/core.cpp github]'' | ||
| − | |||
==== Plans for the workshop ==== | ==== Plans for the workshop ==== | ||
| − | |||
| − | |||
* Overall design of the verilog implementation | * Overall design of the verilog implementation | ||
** And write some code for it | ** And write some code for it | ||
| + | * Perhaps extend the spec with vsync wait ? (already implemented in sdlcore) | ||
| + | * also, new timeslot cus i'm tired of always being late [skmp] | ||
| + | |||
| + | ==== aftermath ==== | ||
| + | * Vsync wait now implemented | ||
| + | * Fist hands-on hacking with verilog | ||
Also checkout [[Simple_SoC|The main project page]] | Also checkout [[Simple_SoC|The main project page]] | ||
Latest revision as of 14:37, 27 September 2013
 [Hackerspace.gr external link] |
Starts | Organizer |
|---|---|---|
| Wed 25 Sep 2013 19:30 | Hackerspace.gr | |
| Ends | Event Owner | |
| Wed 25 Sep 2013 21:00 | User:Skmp |
Verilog at last
Stuff for review
ISA/SoC, C# WIP project @ github/simple_soc
sdlcore WIP @ github
Plans for the workshop
- Overall design of the verilog implementation
- And write some code for it
- Perhaps extend the spec with vsync wait ? (already implemented in sdlcore)
- also, new timeslot cus i'm tired of always being late [skmp]
aftermath
- Vsync wait now implemented
- Fist hands-on hacking with verilog
Also checkout The main project page
